Main Article Content


Complementary metal-oxide semiconductors (CMOS), stack, sleep and sleepy keeper techniques are used to control sub-threshold leakage. These effective low-power digital circuit design approaches reduce the overall power dissipation. In this paper, the characteristics of inverter, twoinput negative-AND (NAND) gate, and half adder digital circuits were analyzed and compared in 45nm, 120nm, 180nm technology nodes by applying several leakage power reduction methodologies to conventional CMOS designs. The sleepy keeper technique when compared to other techniques dissipates less static power. The advantage of the sleepy keeper technique is mainly its ability to preserve the logic state of a digital circuit while reducing subthreshold leakage power dissipation.



Sub-threshold leakage Stack Sleep Sleepy keeper Static power.

Article Details

How to Cite
Kalagadda, B., Muthyala, N., & Korlapati, K. (2017). Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques. The Journal of Engineering Research [TJER], 14(1), 74–84.


  1. Boray S, Deepak S, Nunez A (2007), Analysis of subthreshold leakage reduction in CMOS digital circuits. 50th Midwest Symposium on Circuits and Systems 1400-1404.
  2. Borkar S (1999), Design challenges of technology scaling. IEEE Micro Journal 19(4): 23-29.
  3. Bursky D (1995), Power reduction schemes promise cool digital ICs. Electronic Design Journal 43(1): 51.
  4. Johnson MC, Somasekhar D, Roy K (2002), Leakage control with efficient use of transistor stacks in single threshold CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10(1).
  5. Manish K, Md Anwar Hussain, Sajal KP (2012), Performance of a two input NAND gate using subthreshold leakage control techniques. Journal of Electron Devices 14: 1161-1169.
  6. Roy K, Mukhopadhyay S, Mahmoodi MH (2003), Leakage current mechanisms and leakage reduction techniques in deep sub micrometer CMOS circuits. Proceedings of the IEEE 91(2): 305-327.
  7. Saini P, Mishra R (2012), Leakage power reduction in CMOS circuits. International Journal of Computer Applications 55(8): 42-48.
  8. Se HK, Mooney VJ (2006), Sleepy keeper: a new approach to low-leakage power VLSI design. International Conference on Very Large Scale Integration 367-372.