[1]
Kalagadda, B., Muthyala, N. and Korlapati, K. 2017. Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques. The Journal of Engineering Research [TJER]. 14, 1 (Mar. 2017), 74–84. DOI:https://doi.org/10.24200/tjer.vol14iss1pp74-84.