B. Kalagadda, N. Muthyala, and K. Korlapati, “Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques”, Jou. Eng. Res., vol. 14, no. 1, pp. 74–84, Mar. 2017.