Kalagadda, B., N. Muthyala, and K. Korlapati. “Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques”. The Journal of Engineering Research [TJER], vol. 14, no. 1, Mar. 2017, pp. 74-84, doi:10.24200/tjer.vol14iss1pp74-84.