Main Article Content

Abstract

With the use of MATLAB-SIMULINK a simple tool has been developed to compute the controllabilities of nodes as well as branches of digital system networks. The primary advantage of this tool may be for such conditions where the study of controllability analysis of a system with different possible designs is required to give an optimal design solution. The ease of network simulation procedures together with the simple methodologies for inputting the different assigned parameters to the respective elements of the system in dynamic environments, are additional attributes of this tool.

 

 

Keywords

Testability Digital Electronic System Controllability Controllability Transfer Function MATLAB-SIMULINK.

Article Details

References

  1. AAS, E.J. and MERCER, M.R. 1987. Algebraic and Structural Computation of Signal Probability and Fault Detectability in Combinational Circuits, Proceedings of the 17th International Symposium on Fault-Tolerant Computing, pp. 72-77.
  2. BARDELL, P.H., McANNEY, W.H., and SAVIR, J. 1987. Built-In Test For VLSI (Pseudorandom Techniques), John Wiley & Sons, pp. 43-60.
  3. BENNETS, R.G., MAUNDER, C.M., and ROBINSON, G.D. 1981. CAMELOT: A Computer-Aided Measure For Logic Testability, J IEEE Proceedings, E-128: 177-189.
  4. BENNETTS, R.G., 1984. Design of Testable Logic Circuits, Addison Wesley.
  5. BERG, W.C., and HESS, R.D. 1982. COMET: A Testability Analysis And Design Modification Package, Proceedings International Test Conference, pp. 364-378.
  6. BUTLER, K.M., KAPUR, R., ROSS, D.E., and MERCER, M.R. 1992. The Roles of Controllability and Observability in Design for Test, Proceedings IEEE VLSI Test Symposium.
  7. CERNY, E., and MAURAS, C. 1990. Tautology checking using cross-controllability and cross-observability relations, Proceedings IEEE International Conference on Computer-Aided Design, pp. 34-37.
  8. EICHELBERGER, E.B., LINDBLOOM, E., WAICUKAUSKI, J.A., and WILLIAMS, T.W. 1991. Structured Logic Testing, Prentice Hall, Englewood Cliffs, N.J.
  9. FRITZEMEIER, R.R., NAGLE, H.T., and HAWKINS, C.F. 1989. Fundamentals of testability – a tutorial, J IEEE Transactions on Industrial Electronics, 36(2): 117-128.
  10. GOLDSTEIN, L.H., and THIGPEN, E.L. 1980. SCOAP Sandia Controllability / Observabilty Analysis Program, Proceedings 17th ACM / IEE Design Automation Conference, pp. 190-196.
  11. GRASON, J. 1979. TMEAS, A Testability Measurement Program, Proceedings 16th ACM / IEE Design Automation Conference, pp. 156-161.
  12. JERRY, G., and YOUJIN, Z. 1999. Tracking Software Components, Technical report, San Jose State University, USA, ( http://www.engr.sjsu.edu/gaojerry/report/main.htm).
  13. KAPUR, R., BUTLER, K.M., ROSS, D.E., and MERCER, M.R. 1991. On Bridging Fault Controllability and Observability and Their Correlations to Detectability, Proceedings of The European Test Conference , pp. 333-339.
  14. KÖNEMANN, B. 1998. Creature from the Deep Submicron Lagoon, Keywords to the 10 th ITG Workshop on Test methodenund Zuverlässigkeit von Schaltungen, Herrenberg, Germany, March.
  15. KOREN, I. 1979. Analysis Of The Signal Reliability Measure And An Evaluation Procedure,” J IEEE Transactions (Computers), C-28 (3): 244-249.
  16. RATIU, I., SANGIOVANNI-VINCENTELLI, A., and PEDERSON, D.O. 1982. VICTOR: A Fast VLSI Testability Analysis Program, Proceedings International Test Conference, pp. 397-401.
  17. SAVIR, J. 1983. Good Controllability And Observability Do Not Guarantee Good Testability, J IEEE Transactions (Computers), C-32 (12): 1198-1200.
  18. SAVKIN, A.V. 1998. Controllability of Complex Switched Server Queueing Networks Modelled as Hybrid Dynamical Systems, Proceedings of 37th IEEE Conference on Decision and Control, pp 289-293.
  19. SEISS, B., TROUBORST, P., and SCHULT, M. 1991. Test Point Insertion for Scan-Based BIST", Proc. International Test Conference, IEEE CS Press, pp. 253-262.
  20. STEPHENSON, J.E., and GRASON, J. 1976. A Testability Measure For Register Transfer Level Digital Circuits, Proceedings of 6th Annual Fault-Tolerant Computing Symposium, pp. 101-107.
  21. SUN, X., and SERRA, M. 1992. Merging Concurrent Checking and Off-line BIST, Proc. International Test Conference, Sept. 20-24 1992, Baltimore, MD, IEEE CS Press, pp. 958-967.
  22. WILLIAMS, R.W. 1986. IBM Perspectives on the Electrical Design Automation Industry, Keywords to IEEE Design Automation Conference.
  23. ZORIAN, Y. 1999, Testing the monster chip, IEEE Spectrum, 36(7): 54-60.